Webinar - Understanding RISC-V Architecture and Implementation on an FPGA

In DigiKey’s upcoming webinar, speaker Sarah L. Harris, Associate Professor of Electrical and Computer Engineering at the University of Nevada, will teach attendees about the RISC-V (pronounced risk five) processor core. Topics covered will include programming, memory hierarchy, and implementation on an FPGA.

Please join us on February 23, 2022 at 2:00 PM CST. Can’t make it? That’s ok! Everyone who registers will receive a recording after it’s over.

Click here to register today: https://event.on24.com/wcc/r/3606359/8C64559CCB740EBD2485729CD7151AE8?partnerref=blog

Om denne forfatter

Image of Ashley Awalt

Ashley Awalt er en teknisk udvikler, der har været hos DigiKey siden 2011. Hun fik sin Associate of Applied Science-grad i elektronikteknologi og automatiserede systemer fra Northland Community & Technical College gennem DigiKey-stipendiprogrammet. Hendes nuværende rolle er at hjælpe med at skabe unikke tekniske projekter, dokumentere processen og i sidste ende deltage i produktionen af video-mediedækning til projekterne. På hendes fritid kan Ashley lide at – Nåh nej, vent, er der sådan noget som fritid, når du er mor?

More posts by Ashley Awalt
 TechForum

Have questions or comments? Continue the conversation on TechForum, DigiKey's online community and technical resource.

Visit TechForum