This diagram represents a typical high IF sampling superhet receiver signal chain based on a classic superhet architecture but with direct IF conversion into digital form; the ADC presents the IF signal information to modern digital ICs, with dechannelization in the DDC (Digital Down Converter) and the DSP performing appropriate demodulation functions.